AlN/GaN heterostructures with a 3.5 nm AlN cap have been grown by molecular beam epitaxy followed by a 6 nm thick atomic layer deposited Ta 2 O 5 film. Transistors fabricated with 150 nm length gates showed drain current density of 1.37 A/mm, transconductance of 315 mS/mm, and sustained drain-source biases up to 96 V while in the off-state before destructive breakdown as a result of the Ta has enabled the demonstration of very high current density ͑2.3 A/mm͒, extrinsic transconductance of 0.5 S/mm, 3 and small signal frequency performance in excess of 100 GHz. 4, 5 Such performance sets the stage for the AlN/GaN HEMT to take a leading position in the high frequency/power amplification realm. However, to date, reports show a limited applied V DS range and low off-state breakdown voltage ͑Ͻ20 V͒ for GaN-based transistors. 6 In order to take advantage of the outstanding current density capability of these devices for high-power applications the accessible bias voltage range must be increased. HEMTs designed with a thin ͑Ͻ6 nm͒ AlN barrier require a gate insulator for gate leakage current suppression due to an otherwise prevalent tunneling current. Recent reports have demonstrated the use of atomic layer deposited ͑ALD͒ Al 2 O 3 or HfO 2 for gate insulators to the AlN/GaN HEMT.
The recent advent of optimized growth of pseudomorphic AlN/GaN high electron mobility transistors ͑HEMTs͒ 1, 2 has enabled the demonstration of very high current density ͑2.3 A/mm͒, extrinsic transconductance of 0.5 S/mm, 3 and small signal frequency performance in excess of 100 GHz. 4, 5 Such performance sets the stage for the AlN/GaN HEMT to take a leading position in the high frequency/power amplification realm. However, to date, reports show a limited applied V DS range and low off-state breakdown voltage ͑Ͻ20 V͒ for GaN-based transistors. 6 In order to take advantage of the outstanding current density capability of these devices for high-power applications the accessible bias voltage range must be increased. HEMTs designed with a thin ͑Ͻ6 nm͒ AlN barrier require a gate insulator for gate leakage current suppression due to an otherwise prevalent tunneling current. Recent reports have demonstrated the use of atomic layer deposited ͑ALD͒ Al 2 O 3 or HfO 2 for gate insulators to the AlN/GaN HEMT. 2, 7 Yet the off-state breakdown voltage has remained low due primarily to gate insulator failure leading to premature off-state breakdown. One of the highest breakdown voltage reports to date for an AlN/GaN HEMT stated a maximum V DS of 45 V and a resulting output power density of 850 mW/mm at 2 GHz with V DS =15 V. 8 However, the reported devices showed soft pinched-off characteristics and a low drain current density of only 380 mA/ mm.
One common technique used for increasing breakdown voltage in HEMTs is the use of field plates. 9 However, metallurgical gate extensions drastically increase parasitic capacitance in the device and thus hamper frequency performance. Significant progress has been made with ALD oxides, including Ta 2 O 5 , for Si and GaN-based metal-oxidesemiconductor test structures 10 since they provide a high dielectric constant film and are electronically robust. However, Ta 2 O 5 has yet to be investigated for the purpose of gate insulation in GaN HEMT structures. In an effort to improve the range of applied bias voltage of an insulated-gate AlN/ GaN HEMT while simultaneously taking advantage of the structure's inherent scalability, a 6 nm thick ALD Ta 2 O 5 film was deposited for gate current suppression on an AlN/GaN structure with a 3.5 nm thick AlN cap ͑Fig. 1͒. With an effective band gap of ϳ4.4 eV, 11 a relative dielectric constant value 10 as high as 20, and a critical breakdown field of approximately 4 MV/cm, Ta 2 O 5 appears favorable for gate insulation where vertical down-scaling imposes high electric fields conditions. III-N epitaxial layers were grown by plasma assisted molecular beam epitaxy ͑MBE͒ on a 2-in semi-insulating 6H-SiC substrate using procedures similar to those described previously. 12 Three cycles of Ga deposition and desorption like that described by Brandt et al., 13 were performed in the growth chamber prior to growth. A 60 nm AlN nucleation layer was grown first, followed by a 1 m GaN buffer and a 3.5 nm AlN barrier layer. The AlN barrier thickness was chosen on the basis of work by Cao et al. who showed a minimum in sheet resistance in single heterostructure AlN/ GaN for AlN thicknesses between 3-4.5 nm.
1 All layers were grown without interrupts or doping and at a substrate temperature of 730°C. Device processing was initiated by an Ohmic-first sequence. Ohmic contacts were formed by a shallow premetallization etch prior to the deposition of a Ti/Al/Ni/Au metal stack and an 800°C anneal.
14 This process yielded a contact resistance ͑R c ͒ of 0.7 ⍀ mm as measured by the transmission line method. A 6 nm ALD Ta 2 O 5 layer was blanket deposited following a 100 nm deep, Cl-based, mesa isolation etch. Ta 2 O 5 films were prepared using an ALD process utilizing pentakis͑dimethylamino͒tantalum ͑PDMAT͒ and water as reagents at 250°C. The films were deposited in a hot wall flow tube type reactor. 15 A constant flow of ultrahigh purity N 2 gas ͑15 sccm͒ was used to maintain a flow tube processpressure of 200 mTorr during deposition and a 30 s purge time was used to separate the reagent pulses. Under these conditions linear growth was observed and a growth rate of 0.6 Å/cycle was measured using spectroscopic ellipsometry. As-deposited films were found to be amorphous and slightly overoxidized ͑O:Ta=3.0Ϯ 0.3͒ with a bonded carbon content of ϳ5 at. %. Atomic force microscopy of the Ta 2 O 5 film deposited on the AlN surface had a RMS roughness of 0.58 nm for the 1 ϫ 1 m scan shown in Fig. 1 ͑RMS roughness of the as-grown AlN surface was 0.45 nm͒. Ta 2 O 5 films received no postdeposition thermal treatments. Electron-beam lithographic definition of submicron gates with a T-profile concluded the device processing. Pertinent geometric dimensions of the HEMTs were source-drain separation ͑L SD ͒ of 3 m, gate width ͑W g ͒ of 2 ϫ 25 m, and gate footprint length ͑L g ͒ of ϳ150 nm. On-wafer roomtemperature Hall measurements were taken after the Ta 2 O 5 deposition and sheet resistance was found to be 356 ⍀ / ᮀ with a two-dimensional electron density and mobility of 2.2ϫ 10 13 cm −2 and 800 cm 2 / Vs, respectively. Drain characteristics are shown in Fig. 2 with a maximum current density of 1.37 A/mm at V GS = 4 V. Corresponding transfer characteristics were taken at V DS =8 V and shown in Fig. 3͑a͒ . A maximum extrinsic transconductance ͑g m ͒ was measured to be 315 mS/mm. Taking into account source contact ͑0.7 ⍀ mm͒ and access ͑0.21 ⍀ mm͒ resistance, this value corresponds to an intrinsic g m int ϳ 450 mS/ mm. Gate current was found to be the limitation in off-state drain current ͓Fig. 3͑b͔͒. Low ͑10 −8 A / mm͒ parallel conduction in the buffer layer was measured.
Off-state breakdown voltage is often defined by the criterion that 1 mA/mm drain current density is reached in the subthreshold state. According to this metric, V BD ϳ 30 V. However, the Ta 2 O 5 -insulated devices ultimately sustained drain-source voltages of up to 96 V under off-state gatesource bias ͑V GS =−7 V͒ before destructively breaking down ͑Fig. 2͒ demonstrating an ϳ5ϫ increase of this particular characteristic over other reports. [2] [3] [4] [5] [6] [7] It is noted that after ϳ60 V drain voltage sweep in off-state conditions, the device's low-voltage I DS and g m degraded by 30-50 %. The pre-DBD degradation is speculated to be the result of a localized breakdown of the AlN barrier at the drain edge of the gate under reverse bias forcing the Ta 2 O 5 to sustain the entire voltage drop. This would still maintain transistor action after AlN breakdown but with degraded transport across the gated region. It is therefore plausible that DBD occurs after AlN breakdown when the local electric field is of sufficient intensity to cause electrical failure of the Ta 2 O 5 film.
Terman's high-frequency C-V method 16 has been adapted for the stacked oxide/barrier structure in order to investigate the Ta 2 O 5 / AlN interface. The C-V functionality of the Ta 2 O 5 / AlN/ GaN structure may be acquired through Poisson's equation and is found to yield the total "ideal" capacitance: C tot = ͑1 / C ox +1/ C AlN +1/ C Q ͒ −1 . C ox and C AlN are the fixed oxide and AlN barrier capacitances and C Q = qN eff / kT͑1+e − s ͒ −1 is the quantum capacitance of the GaN well ͑QW͒ assuming population of only one subband, E o . N eff = m ‫ء‬ kT / ប 2 is the effective conduction band density of states and s = ͑E F − E o ͒ / kT is the normalized local potential at the GaN QW ͑see Fig. 1͒ . The assumption of single subband population may lead to some error for conditions that cause high 2DEG population. The Fermi level in the channel is affected by the occupation of interface states which causes C-V stretch-out. The charge-field relationship between the two charge distributions may be found by considering a voltage loop starting from the oxide/AlN interface and terminating at the Fermi level in the GaN QW
where kT i = E C,i − E F is the local potential at the oxide/AlN interface, 
where ⌬V GS = V GS,meas − V GS,ideal at common capacitance. Figure 4 shows C-V characteristics measured at roomtemperature alongside the modeled ideal C-V curve for the voltage comparison. The resultant interfacial density spectrum is shown in the inset. The metal-insulator energy barrier and band-offset to AlN were taken as 0.72 and Ϫ2.5 eV, respectively, based off Robertson's work. 11 Inaccuracies in these values will lead to error in the energetic location of the traps but does not interfere with the calculation of D it . The abrupt increase in D it near band edge may be due in part to an increased band edge state density owing to the termination of the crystal periodicity at the surface. 17 D it was found to range between 0.9-6 ϫ 10 13 cm −2 eV −1 ͑gray region͒. Terman's method implicitly probes interfacial charge states which are below the ac perturbation frequency thus, fast states are not accounted for. These "slow" states apparently do not impose deleterious effects on small signal frequency performance as can be seen in Fig. 5 . Small-signal S-parameter characteristics were taken at the bias point that yielded maximum g m . Extrinsic values of unity current gain frequency ͑f t ͒ and maximum frequency of operation ͑f max ͒ were measured to be 55 and 115 GHz, respectively. By employing the ColdFET and standard Y-subtraction technique, 18 pad parasitics were modeled ͑table inset, Fig. 5͒ and the deembedded value of f t was determined to be 75 GHz.
AlN/GaN HEMTs employing a 6 nm thick ALD Ta 2 O 5 film for gate current suppression have been reported. The gate oxide enabled V DS biases up to 96 V before destructive breakdown. Maximum current density of 1.37 A/mm and extrinsic transconductance of 315 mS/mm was measured. Respective small signal frequency performance of and 115 GHz for f t and f max , was obtained despite a relatively high D it . With further optimization of heterostructure growth, shorter gate lengths, and the usage of Ta 2 O 5 thin films for gate insulation and improved robustness, the efficacy of the AlN/GaN HEMT to push the boundary of frequency-power operation of III-V semiconductor technology may be attained. 
